Student Details

Project Details



A. VENKATA REDDY Contact : 7030968957 Email: <u>reddyvenkat59@gmail.com</u> Areas of Interest: Memory design & Memory Layout, Analog Design, Front End Design

Read Margin Improved 6T SRAM cell Design and Leakage power Reduction using Multi-Threshold MOS

Abstract:

Title:

6T-SRAM can be optimized for stability by choosing the cell layout, device threshold voltages, and the β ratio. Process variation effects width to length ratio and threshold voltage, stability may reduce due to these variations. SRAM cell stability will be a primary concern for future technologies due to variability and decreasing power supply voltages. Proposed 6T-SRAM however, provides a much greater enhancement in stability by eliminating cell disturbs during a read access, thus facilitating continued technology scaling. Leakage power problem small in Conventional 6T compare to all other SRAM cells. Leakage power of proposed method is reduced by using Multi-Threshold voltage MOS Technique. So, Proposed technique eliminate needs of higher transistor number SRAM cells like 7T,8T

and 9T.





Digital Background Calibration of Pipeline ADC by Radix modification

Abstract:

Pipeline analog-to-digital converters (ADCs) are integral part for applications demanding high resolution analog to digital conversion. The main challenge faced by this ADC are errors resulting from capacitor mismatches and finite op-amp gain and accumulation of these errors as the number of stages gets increased. In order to compromise these errors while keeping the normal ADC operation unaffected background calibration is performed by recalculating the digital output based on each stage's equivalent radix. The equivalent radices are extracted in the background by using a digital correlation method that makes use of a pseudo random noise pattern applied along with the signal to the ADC. And the extracted radices are used to calculate the corrected output.





ARJUN T V

Contact:8407962404 Email: arjunvasudevann@gmail.com

Areas of Interest: Digital Background Calibration of Pipeline ADC



Ch.Yehoshuva

Contact: Email: <u>yehoshuva.chintala@gmail.com</u>

Areas of Interest: Analog Filter Design-Poly Phase Filter Design

Title:

CMOS Analog Poly Phase Filter Design for use in Rf Systems

Abstract:

Polyphase Filters or Complex filters are mainly used to remove image frequency in the receiver of Wireless communication Systems. The main Principle of these filters is to remove negative frequency. Though SAW filters by its huge Q-factor can be used to remove Image frequency but SAW filters cannot be used as on chip component it has to be off chip component which will increase the size of the system. Analog passive polyphse filters operated with power due to less gain the sensitivity of ADC which is next block of filter will be decreased Hence the High Gain CMOS polyphse filters are preferred.



HARIN GOLLA



K.Manikantta Reddy

Contact : 9666678922 Email: reddy78922@gmail.com

Areas of Interest: Low power and high speed digital circuit design



Abstract:

Title: Title:

In most of the multimedia applications such as audio, speech, graphics and video the final output is interpreted by human senses, which are insensitive to small errors. So, it is not required to produce exact numerical outputs. Considering the advantage of relaxation in numerical accuracy, we will design several approximate multipliers for error tolerant applications by using approximate adders. Approximate adder is constructed by reducing the complexity at the transistor level. The power consumption is reduces due to decrease in the number of transistors and switched capacitance. Decrease in the number of series connected transistors, lead to shorter critical paths. Propagation delay is also reduces due to decrease in load capacitance.



Title:

Synthesis of Reversible and Adiabatic Logic Circuits for Low-Power Applications Abstract:

Reversible logic is an emerging research area. Implementation of Reversible logic is found in application of thermodynamics and adiabatic CMOS. Power dissipation is an important issue in modern technologies. Using the principles of adiabatic switching we realize low-power CMOS circuits. During logic operations there is a significant power dissipation in Conventional circuits because information bits are erased. The logic circuits that do not erase any information bits dissipate zero power dissipation theoretically. Power consumption can be reduced by controlling the current flow through the circuit. We make use of Dual-rail adiabatic logic which show decrease in average and differential power.



Contact (optional): Email: <u>aditya.nitgoa@gmail.com</u>

Areas of Interest: Reversible logic









Title:



Contact (optional): Email: <u>ahish27@gmail.com</u>

Areas of Interest: Device Modeling, Analog Design, and Verilog Coding.

Performance enhancement of heterojunction tunnel field effect transistor using Gaussian Doping Profile

Abstract:

In this paper, for the first time, DC characteristics and analog/RF performance of Hetero Junction Double-Gate Tunnel Field Effect Transistor (H-DGTFET) have been analyzed for uniform and gaussian doping profile. For this purpose, the threshold voltage of the device has been obtained by using transconductance change method and constant current method. Further, the effect of uniform and gaussian drain doping profile on analog/RF performance of H-DGTFET is investigated. A highly doped layer is placed in the channel near the source-channel junction, this results in the decrease in the width of the depletion region improving the ON-current (ION). It also improves the RF performance of the H-DGTFET. Also, the effect of uniform and gaussian doping profiles are analysed for different channel lengths. So, DC characteristics and analog/RF figures of merit for H-DGTFET is analyzed in terms of threshold voltage, current voltage characteristics, Subthreshold Slope (SS), transconductance (gm), gate to source capacitance (Cgs), gate to drain capacitance (Cgd), output resistance, current gain, cutoff frequency (fT) and gain bandwidth product (GBW). The simulations presented in this paper were carried out by using 2-D ATLAS.





Samir kumar

Contact (optional): Email: <u>samirsethi1989@gmail.com</u>

Areas of Interest: Ring amplifiers for switched capacitor circuits

Ring Amplifiers for Switched Capacitor Circuits

Abstract:

Title:

In this paper the fundamental concept of ring amplification is introduced and explored. Ring amplifiers enable efficient amplification in scaled environments, and possess the benefits of efficient slew-based charging, rapid stabilization, compression-immunity (inherent rail-to-rail output swing), and performance that scales with process technology. A basic operational theory is established, and the core benefits of this technique are identified. Measured results from two separate ring amplifier based pipelined ADCs are presented. The first prototype IC, a simple 10.5-bit, 61.5 dB SNDR pipelined ADC which uses only ring amplifiers, is used to demonstrate the core benefits. The second fabricated IC presented is a high-resolution pipelined ADC which employs the technique of Split-CLS to perform efficient, accurateamplificationaidedbyringamplifiers.The15-bitADCis implementedina0.18 mCMOStechnologyandachieves76.8dB SNDR and 95.4 dB SFDR at 20 Msps while consuming 5.1 mW, achieving a FoM of 45 fJ/conversion-step.



Title: Implementation of 4-bit multiplier using GDI technique Abstract:

CMOS compatible Gate Diffusion Input (GDI) design technique method enables the implementation of a wide range of complex logic functions using only two transistors. This method is suitable for the design of low-power logic gates, with a much smaller area than Static CMOS and existing PTL techniques. Designed a 4-bit multiplier using GDI technique. Simulations of basic GDI gates under process in 180nm CMOS process are shown and compared to similar CMOS gates. We show that while having the same delay, GDI gates achieve leakage and active power reduction of up to 70% and 50%, respectively.



SAURABH KAURATI

Contact (optional): Email: SAURABH1991KAUARTI@GMAIL.CO M

Areas of Interest: Low power digital design



Title:

Variable Power and Variable Delay ADC for Low-Power Applications

Abstract:

A different type of ADC has been disclosed in this work with variable power and variable delay. The power has been reduced with respect to Flash ADC and maximum delay has been reduced to half as compared to SAR ADC. During the operation of one comparator, other comparators are disconnected from power supply, thereby reducing the power to a great extent. Input voltages near to MSB will have a lesser delay than input voltages near LSB.



FPGA Implementation of Wideband 2.4GHz Delta-Sigma Fractional-N PLL with 1Mb/s In-loop Modulation

Implementation of a phase noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in conventional delta-sigma fractional -N phase- locked loops (PLLs). It also includes charge pump linearization technique that improves the spurious performance of wideband fractional- PLLs.A delta-sigma modulator is implemented using Verilog and the same is hardware realized on an Xilinx FPGA.

Contact : 9632111755 Email: sithararaveendrann@gmail.com

Areas of Interest: Digital Design, SOC verification, DSP, Analog Design

Title:

Abstract:

Block Diagram:





S. R. Kala

Areas of Interest: Analog to Digital

Contact (optional): 8460496750 Email: siddharth.kala03@gmail.com

Converters

